WO 2005/024843 PCT/IB2004/051465

PHNL031031 PCT/IB2004/051465

10

CLAIMS:

10

20

- 1. Integrated circuit, comprising:
 - at least one processing unit (PU);
- a cache memory (L2_bank) having a plurality of memory modules for caching data;
- remapping means (RM, MapRAM) for performing an unrestricted remapping
 within said plurality of memory modules.
 - Integrated circuit according to claim 1, wherein said cache memory (L2_BANK) is a set-associative cache.

3. Integrated circuit according to claim 1 or 2, wherein said remapping means is adapted to perform the remapping on the basis of a programmable permutation function.

- 4. Integrated circuit according to claims 1 or 2, wherein said remapping means is adapted to perform the remapping on the basis of a reduction mapping.
 - 5. Integrated circuit according to claim 1, further comprising:

 a Tag RAM unit (TagRAM) associated to said cache for identifying which
 data is cached in said cache memory (L2_BANK), and

 wherein said remapping means is arranged in series with said Tag RAM unit
 - (TagRAM).

 6. Integrated circuit according to claim 1, further comprising:
- a Tag RAM unit (TagRAM) associated to said cache for identifying which

 data is cached in said cache memory (L2_BANK), and

 wherein said remapping means is arranged in parallel to said Tag RAM unit

 (TagRAM).
 - 7. Integrated circuit according to claim 5 or 6, further comprising:

WO 2005/024843 PCT/IB2004/051465

PHNL031031

PCT/IB2004/051465

11

a look up table for marking faulty memory modules.

- 8. Method of cache remapping in an integrated circuit having at least one processing unit (PU); a main memory (MM) for storing data and a cache memory
- 5 (L2_BANK) having a plurality of memory modules for caching data, comprising the step of: performing an unrestricted remapping within said plurality of memory modules.